This paper reports on the design optimization done for Double Sided silicon microStrip Detectors (DSSDs) to reduce the Equivalent Noise Charge (ENC) and to maximize the breakdown voltage and Charge Collection Efficiency. Various isolation techniques have been explored and a detailed comparison has been studied to optimize the detector performance. For the evaluation of the performance of the silicon detectors, a radiation damage model has been included. The neutron fluence is expected to be 2×10 13 n eq cm −2 per year for five years of expected CBM run with intermediate periods of warm maintenance, cold maintenance and shutdown. Transient simulations have been performed to estimate the charge collection performance of the irradiated detectors and simulations have been verified with experimental data.
Introduction

9
The mission of the Compressed Baryonic Matter (CBM) [1] experiment at the Facility for Antiproton and Ion that CBM uses fast self-triggering electronics; the shaping time of the front end chip used for early prototyping [2] is 19 ns (fast shaper) and 140 ns (slow shaper) respectively. The dominant contribution to the total Equivalent Noise 
where a and b are electrical parameters dependent on the front end electronics, C tot is the total capacitance, R s is 33 the series resistance, τ s is the shaping time of the preamplifier, I leak is the leakage current and R p corresponds to the 34 bias resistor value.
35 Table 1 shows the expected neutron fluence for five years of expected CBM runtime. The maximum fluence is 36 expected to be 1×10 14 n eq cm −2 which is similar to the Large Hadron Collider (LHC) radiation environment. One
37
can observe a deterioration of carrier life time with fluence which will have an impact on the Charge Collection Ef-38 ficiency (CCE), especially on the p-side since this side collects less mobile holes. In order to understand radiation 39 damage, some of the CBM prototype DSSDs having dimension 1.6 cm×1.6 cm and resistivity 6 kΩcm were irra- The AC-coupled DSSDs with n-type silicon substrate of 300 µm thickness have a strip width of 20 µm, a pitch of 53 50 µm with orthogonal strips, as shown in Figure 1 . The n-strips are orthogonal to the p-strips. We are using moderate 54 resistivity n-type silicon of around 5-6 kΩcm corresponding to effective doping concentration of 9×10 11 cm −3 and 55 7.5×10 11 cm −3 , respectively. All p + and n + implants were approximated by assuming a Gaussian profile with a peak 56 concentration of 5×10 19 cm −3 at the surface. It is assumed that the lateral diffusion depth at the junction curvature of order of a few hundred krad [6, 7] . The conventional isolation techniques namely P-stop, P-spray and Modulated P- lifetime τ has been changed in our simulation package using the definition of Kraner [13] as follows:
where τ 0 is the minority carrier lifetime of the initial wafer, φ eq is the integrated fluence, and β is the trapping time.
86
The default value of τ 0 for the electrons and holes is 10 µs and 3 µs in Sentaurus Device. These values have been Table 2 . The leakage current increases with fluence, thus increasing the shot noise com-106 ponent in the ENC calculations. However this can be controlled by operating the sensors at cryogenic temperatures.
107
The extracted damage constant(α) from simulation is about 3.73×10 −17 A cm −1 while from measurement is about under-depleted at high fluences. We wanted to study if there is an impact of irradiation on the interstrip capacitance.
126
For this purpose, we have used our radiation damage model which has already been validated with measurements.
127 Figure 8 shows the simulated variation of ohmic side C int versus V bias after irradiation for DSSDs equipped with 2.06×10 13 n eq cm −2 . One can observe that the power consumption increases steeply after type-inversion.
153
We have studied the charge collection through transient simulations by shooting a Minimum Ionizing parti- respectively. It can be noted that for this case, charge collection is much faster as n-side is collecting electrons. These 161 transient signals have been integrated over time to extract the collected charge.
162
In order to validate the transient simulations, we have reproduced the experimentally observed CCE for thin (140 µm) 163 and thick (300 µm) n-in-p detectors irradiated to a fluence of 5.0×10 14 n eq cm −2 . The structure and substrate doping of charge collection follows the same variation as measured R int does with V bias . Figure 17 shows the charge pickup Table 4 shows the expected breakdown voltage (V bd ) for DSSDs exposed to a low fluence (before type-inversion)
178
and high fluence (after type-inversion) having three isolation techniques namely P-stop, P-spray and Schottky barrier.
179
The CBM plans to use floating electronics [22] , hence for V bd simulations, DC coupled DSSDs have been considered.
180
One can notice that in all the three cases, the V bd deteriorates with fluence. For DSSDs having conventional isolation techniques, this happens since before type-inversion the electric field is distributed on either sides while after type- Figure 21 shows the variation of R int versus V bias for DSSDs equipped with P-stop, P-spray and Schottky barrier 198 at low and high fluences. One can observe that for low fluence, P-spray gives better isolation as compared with P-stop.
199
The operating voltage with P-spray isolation technique is reached at 35 V while with P-stop, the operating voltage 200 Figure 19 : Simulated electric field distribution on n and p side of the DSSD at breakdown irradiated to a fluence of (a) 3.93×10 12 n eq cm −2 (before type-inversion) and (b) 20.60×10 12 n eq cm −2 (beyond type-inversion). 
n-side p-side n-side p-side n-side p-side n-side p-side 5 1125 is at 45 V. The R int for DSSD with schottky barrier is comparatively very low and its operating voltage is reached at 201 90 V. For high fluence, the R int of P-spray and P-stop are almost same and both reach their operating voltage at around 202 70V. Again for DSSD having schottky barrier, R int is throughout low and the operating voltage is reached at 100 V.
203
As discussed in Section 3.3, higher operating voltage means higher power consumption which could lead to thermal 204 runaway at high fluences. Figure 22 shows the variation of CCE versus V bias for DSSDs having conventional isolation 205 techniques and schottky barrier. Again the CCE mimics the variation of R int with V bias . For low fluence, P-spray gives
206
better CCE as compared with P-stop while Schottky barrier gives the worst performance in terms of CCE. As in the 207 case of R int , at high fluence, the CCE of P-stop and P-spray is same while for schottky barrier, the CCE is very poor.
208
Hence in terms of power consumption and CCE, it seems not optimal to use Schottky barrier as an effective isolation An optimization study has been done for modulated P-spray in terms of P-spray dose and P-stop width for the 211 maximum expected fluence of 1×10 14 n eq cm −2 . It is known that narrow P-stop improves the V bd but deteriorates the substrate. We have taken various combinations of P-stop width and P-spray dose and extracted the V bd and C int . As 214 can be seen from Table 5 , the C int increases and V bd decreases with P-spray dose for a fixed P-stop width. Also, one
